

## Dual 1-of-4 Decoder/ Demultiplexer

### High-Performance Silicon-Gate CMOS

The MC54/74HC139A is identical in pinout to the LS139. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 1-of-4 decoders, each of which decodes a two-bit Address to one-of-four active-low outputs. Active-low Selects are provided to facilitate the demultiplexing and cascading functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and utilizing the Select as a data input.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 100 FETs or 25 Equivalent Gates

## MC54/74HC139A



J SUFFIX  
CERAMIC PACKAGE  
CASE 620-10



N SUFFIX  
PLASTIC PACKAGE  
CASE 648-08




D SUFFIX  
SOIC PACKAGE  
CASE 751B-05

#### ORDERING INFORMATION

MC54HCXXXAJ Ceramic  
MC74HCXXXAN Plastic  
MC74HCXXXAD SOIC

#### LOGIC DIAGRAM



#### PIN ASSIGNMENT

SELECT <sub>a</sub>	1 *	16	V <sub>CC</sub>
A0 <sub>a</sub>	2	15	SELECT <sub>b</sub>
A1 <sub>a</sub>	3	14	A0 <sub>b</sub>
Y0 <sub>a</sub>	4	13	A1 <sub>b</sub>
Y1 <sub>a</sub>	5	12	Y0 <sub>b</sub>
Y2 <sub>a</sub>	6	11	Y1 <sub>b</sub>
Y3 <sub>a</sub>	7	10	Y2 <sub>b</sub>
GND	8	9	Y3 <sub>b</sub>

#### FUNCTION TABLE

Select	Inputs		Outputs			
	A1	A0	Y0	Y1	Y2	Y3
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

X = don't care